hidden hidden hidden hidden hidden hidden hidden hidden
Oxford location
view map

Edmund Cartwright House, 4 Robert Robinson Avenue
Oxford Science Park, Oxford, OX4 4GA, UK

Tel: +44 (0)845 034 7900 | Fax: +44 (0)845 034 7901

Cambridge location
view map

Suite 4, The Mansion, Chesterford Research Park
Little Chesterford, Essex, CB10 1XL, UK

Tel: +44 (0)845 034 7900 | Fax: +44 (0)845 034 7901

Contact us
more

If you have any enquires or questions, feel free to get in touch with Oxford Nanopore.

Follow us on Twitter
Apply to the MAP

The MinION™ Access Programme (MAP) is a community-focused access project which started in Spring 2014. The philosophy of the MAP is to enable a broad range of people to explore how the MinION may be useful to them, to contribute to developments in analytical tools and applications and to share their experiences and collaborate. Listening to this community helps Oxford Nanopore provide continuous improvements to our products and support. To apply to join the MAP click here.

ASIC

Oxford Nanopore has developed custom high-performance, low-cost Application-Specific Integrated Circuits (ASICs) for the GridION™  system. These ASICs apply biased potentials across each nanopore in the sensor array chip and measure the resulting ionic current flow. They are contained within the single-use cartridge.

These ASICs have been designed to measure current at very high sampling frequencies, tens of kHz per nanopore, while minimising measurement noise and maximising signal. Each ASIC contains a high-density array of low-noise amplifier circuitry, and can be scaled to measure from tens to thousands of channels, with further projects underway for larger chips. More than one ASIC may be included in each cartridge for higher-throughput systems.

Right: ASICs mounted on a printed circuit board, which are linked to a sensor array chip. As many ASICs may be included in a single GridION cartridge or MinION™ device as are required.
 

Silicon wafer containing numerous ASICs manufactured using standard microchip fabrication techniques,
individual ASICs on right